IP Cores Design of UART Controller in Verilog / VHDL By chipmunk July 10, 2021 79 5 min read: How to design a simple UART Controller in RTL from requirements to implementation? Fully synthesisable and tested UART IP Core along with source codes and IP user guide for free download. Read more