Digital Logic Design Designing Memory-mapped Peripheral IPs in RTL By chipmunk July 29, 2022 2 10 min read: Developing an IP in RTL? How can you transform your IP in bare RTL into a simple memory-mapped peripheral (APB/AXI ...) for SoC integration? Read on ... Read more