Digital Logic Design Clock Dividers using Flip-Flops in RTL on FPGAs – a Big NO! By chipmunk August 7, 2021 0 5 min read: Why creating or deriving clocks using RTL is a bad design practice on FPGAs? What are the alternatives? Read more